This article presents the development of a wet removal process on the integration of complementary metal oxide semiconductor ͑CMOS͒ dual metals with Ru for positive-channel metal oxide semiconductor and TaC for negative-channel metal oxide semiconductor on high-k HfO 2 gate dielectric. The integration scheme focused on the wet etching capability for the first metal and the selectivity control on the high-k dielectrics under the metal gate. Using the developed chemical, ceric ammonium nitrate and nitric acid mixture used for Ru metal removal and HfO 2 treated with Ar/ O 2 plasma by selective diluted hydrofluoric wet etching, a CMOS dual-metal-gate structure was achieved with satisfactory device fabrication.
I. INTRODUCTION
The complementary metal oxide semiconductor ͑CMOS͒ dual-metal-gate process on bulk Si with two metal gate materials using a gate-first approach is the main stream of present integration methodology. The candidate metals for both positive-channel metal oxide semiconductor ͑PMOS͒ and negative-channel metal oxide semiconductor ͑NMOS͒ rely on a proper integration scheme to implement on the Si wafer. According to the International Roadmap for Semiconductors, 1 the introduction of high dielectric constant ͑high-k͒ gate materials and dual-metal-gate electrodes with appropriate work functions is demanded in the near future to reduce the gate direct tunneling leakage current [2] [3] [4] [5] [6] and to eliminate boron ͑B͒ penetration and polydepletion effect when the device scaling down is below 65 nm. In order to optimize the threshold voltage ͑V t ͒ in high performance devices, a metal gate with tunable work function, about 4.1-4.6 eV for NMOS and about 4.8-5.1 eV for PMOS devices, is required for advanced transistor structures such as fin field effect transistors or ultrathin-body metal oxide semiconductor field effect transistors. [7] [8] [9] Several approaches have been proposed, including a full silicided ͑FUSI͒ metal gate, [10] [11] [12] [13] a midgap metal gate, and dual metal gates in CMOS integration. [14] [15] [16] [17] [18] [19] [20] [21] FUSI is an extension of self-aligned silicide technology that has been widely used in CMOS devices. In a FUSI process, the poly-Si gate is totally silicided with the metal. The major advantage of the FUSI method is a CMOS compatible process integration. Among common silicides reported, NiSi FUSI has been demonstrated to have the best work function tunability and stable silicide/gate oxide interface. However, NiSi has the poorest thermal stability and thermal treatment prior to silicidation process results in the incomplete elimination of boron penetration in p-channel device. 22 Since the work function of the metal salicide cannot be modulated, a straightforward dual metal gate on the high-k dielectric CMOS process is hence proposed for N+-and P+-like gates in the 90 nm node or below. A versatile integration scheme has been developed which employs a wet etch process to remove the first metal selectively before depositing the second metal. The semiconductor industry is feverishly investigating high-k materials with a low equivalent oxide thickness ͑EOT͒ for the gate stack to replace SiO 2 or SiON due to unacceptable leakage current when EOT is further scaled down. At present, the dielectric films based on hafnium oxides such as HfO 2 , HfAlO, HfSiO, HfON, and HfSiON are the leading contenders. There are also integration issues as depositing thin stoichiometric layers with acceptable electrical properties and then removing the high-k gate oxide without damaging the source and drain areas. Recently, plasma etching on HfO 2 gate dielectric was investigated 23, 24 and ion implantation was found to enhance wet chemical etching of HfO 2 . 25 However, further study is required on the etch selectivity of HfO 2 over Si substrate for the integrated process control.
In this article, we demonstrate a dual-metal-gate CMOS flow with Ru ͑PMOS͒ and TaC ͑NMOS͒ on HfO 2 . This flow utilizes a Ru wet etching process that is highly selective to high-k dielectric and a post-dual-metal-gate dry etching stop a͒ Author to whom correspondence should be addressed; electronic mail: tehsieh@cc.nctu.edu.tw on HfO 2 , then with Ar/ O 2 plasma treatment and diluted hydrofluoric ͑HF͒ ͑H 2 O : 49% HF= 100: 1͒ ͑DHF͒ wet etching process to subsequently remove the high-k dielectric to fabricate the 75 nm devices. The etching characteristics of the HfO 2 film with inductively coupled plasma based on the mechanism of ion energetic reactions and ion bombardment in Ar/ O 2 were studied. Etching behaviors of various HfO 2 films in DHF solution were also investigated.
II. EXPERIMENTAL DETAILS
A metal wet etching module shown in Fig. 1 was incorporated into the conventional CMOS flow to fabricate Ru and TaC dual-metal-gate CMOS transistors. The high-k HfO 2 dielectrics about 2 nm thick was deposited first by atomic layer chemical vapor deposition at 350-400°C then annealed in N 2 ambient at 700°C, followed by physical vapor deposition ͑PVD͒ of about 10 nm the first metal ͑Ru͒ for PMOS transistor electrode. A mask was used to define the PMOS then patterned with I-line ͑365 nm͒ photoresist which served as a protection layer at the PMOS area during the first metal wet removal. A solution containing ceric ammonium nitrate ͑͑NH 4 ͒ 2 Ce͑NO 3 ͒ 6 ͒ and nitric acid ͑HNO 3 ͒ mixture was applied for Ru metal to selectively remove from the NMOS area without damaging the photoresist and the highk underlayer. The photoresist was then removed by amine base chemistry. Afterwards, the second metal ͑TaC͒ was deposited by PVD process, followed with a 150 nm polycapped with a tetraethoxysilane ͑TEOS͒ hard mask deposition. ArF ͑193 nm͒ photoresist was used to define the 75 nm gate length. The chlorine ͑Cl 2 ͒ based chemistry was used for the TaC metal film etching, followed with an oxygen ͑O 2 ͒ based chemistry for the Ru film etching in a Lam etcher TCP-9400. During the Ru dry etching process, the HfO 2 layer served as an etching stop to control the NMOS/PMOS area loading. A subsequent DHF wet etching solution was used to remove the high-k dielectric with minimum Si substrate loss to achieve the device requirement.
To characterize the dual metal gate on the high-k dielectric gate structure, the stoichiometry, texture, phase, and etching rate of Ru on HfO 2 were examined by x-ray photoelectron spectroscopy ͑XPS, VG Microlab-350͒, x-ray diffraction ͑XRD, PANalytical X'pert Pro-MRD͒ with Cu K ␣ radiation, scanning electron microscopy ͑SEM, JEOL 6700F͒ operating at 10 keV, and transmission electron microscope ͑TEM, Philips CM-200͒ operating at 200 keV, respectively. The cross-sectional TEM ͑XTEM͒ samples were prepared by focus ion beam ͑FIB, FEI 235͒ operating at 30 kV with a gallium ͑Ga͒ source and thinned to about 0.1 m in thickness.
III. RESULTS AND DISCUSSION
The key process required for a dual-metal-gate integration relies on the successful wet removal of the first metal ͑Ru͒ without damaging the high-k HfO 2 underlayer. In this study, with suitable adjustment of ceric ammonium nitrate/nitric acid ratio, the selectivity of Ru to HfO 2 could be controlled over 2800 without HfO 2 loss after 10 nm Ru metal removal ͑see in Table I͒ . The capability of photoresist to protect the PMOS area was also one of the critical factors which must resist the wet etch during the Ru removal and should be removed easily after the first metal removal. Traditional O 2 plasma dry stripping is known to cause the damage when the HfO 2 dielectric surface is exposed during photoresist stripping. As shown in Figs. 2 and 3 , amine based wet chemical stripping plays an important role as it removes the photore- sist only but has no damage to the high-k dielectric. Post second metal and polydeposition indicated that the dualmetal-gate stack of NMOS/PMOS areas is well defined in this integration scheme, as shown Fig. 4 . These highresolution XTEM micrographs evidence that the interface between TaC and HfO 2 is free of interfacial contamination. This indicates that the Ru wet etching with such scheme is suitable for the dual-metal-gate integration. For NMOS/PMOS profile control during dual gate etching step, the proposed HfO 2 etching was carried out by using the DHF wet removal method instead of dry plasma etching for the lower Si substrate damage and recess control. Before the high-k dielectric HfO 2 wet removal, a high selectivity etching gas ͑Ar/ O 2 ͒ was applied for PMOS area Ru dry etching and stopping on the HfO 2 layer, as shown in Fig. 5 . Both NMOS and PMOS were well controlled to stop on the high-k dielectric layer after dry etching of Ru with Ar/ O 2 . In this study, by properly controlling the radio frequency ͑rf͒ bias power during Ru metal dry etching step and the extended over etching time with Ar/ O 2 plasma bombardment could be contributed to remove the HfO 2 layer with DHF solution. The O 2 gas that provided high etching selectivity of Ru metal and stopped on the HfO 2 layer that followed extended overetching Ar/ O 2 plasma implants of O ion through HfO 2 into substrate resulted in faster DHF etching benefit. In practice, Fig. 6 reveals that the threshold rf bias power over 70 W is required to remove HfO 2 film through the pretreatment condition of Ar/ O 2 plasma bombardment for 90 s. In fact, that the bias power is related to ion plasma treated time combined sufficient energy for 4 nm HfO 2 film bombardment. The results shown in Fig. 6 also indicate that Si recess after post-DHF wet etching is controllable by rf bias power during Ar/ O 2 plasma bombardment of HfO 2 film surface treatment.
Four postsurface treatments for HfO 2 films, e.g., 500 and 700°C annealing in N 2 ambient, Ar/ O 2 plasma bombardment, and Ar/ O 2 bombardment followed by 700°C annealing, were examined so as to identify their effects on DHF etching rate. As shown in Fig. 7 , the increase of annealing temperature reduces the etching rate of HfO 2 film in DHF solution. This indicates that the etching rate decreases with the improvement of crystallinity of HfO 2 film. Such a result is confirmed by XRD analyses shown in Fig. 8 which shows that the crystallinity of annealed HfO 2 film is better than that of plasma bombarded films. Furthermore, due to the amorphism generated by the plasma bombardment, the Ar/ O 2 bombarded HfO 2 film hence possesses the fastest etching rate in comparison with the HfO 2 films subjected to other treatments. However, the plasma bombarded HfO 2 became difficult to be etched away by DHF solution after a subsequent 700°C anneal which caused the recrystallization of followed by 700°C annealing hence exhibits the lowest etching rate in DHF solution. Hence, not only plasma treatment time but also rf bias power benefits from complete physical transformation resulting in a near completely amorphous HfO 2 film which can be completely removed by DHF solution.
To get a complete look at the differences between the two HfO 2 films which are annealed with 700°C and post-Ar/ O 2 plasma treatment, the high-resolution regions of O 1s and Hf 4f were examined. According to the result of XPS analyses of annealed and Ar/ O 2 plasma bombarded HfO 2 films shown in Fig. 9 , the O 1s subpeak at 534.2 eV disappears after Ar/ O 2 bombardment whereas the O to Hf atomic concentration ratio increased followed by O ion implementation, suggesting the occurrence of phase transition. The atomic concentration ratio was calculated from the photoelectron peak areas by subtracting a linear-type background. In addition, a correlation with XRD confirmed that the HfO 2 films are amorphousized by Ar/ O 2 plasma bombardment due to phase transition and benefited by DHF etching. The Ar/ O 2 plasma processing contributes to chemical shift of O 1s spectra from high bonding energy peak of crystalline shifted to lower bonding energy peak of amorphous HfO 2 . Again, this indicates that the amorphism of high-k HfO 2 dielectrics subjected to Ar/ O 2 plasma bombarded film benefits its wet etching in DHF solution. Both NMOS and PMOS gate profiles are shown in Fig. 10 ; those high-k HfO 2 films under gate are defined by following with pretreatment condition of Ar/ O 2 / 90 s under 70 W rf bias power then post-HfO 2 etched by 100:1 dilute HF for 60 s. The source-drain area gate poly, metal, and high-k dielectric layers are successfully defined by this dual-metal-gate process scheme.
IV. CONCLUSIONS
The dual-metal-gate CMOS devices are demonstrated with Ru and TaC gate electrodes on high-k HfO 2 Key process modules such as a highly selective metal wet etching and dual-metal-gate plasma bombardment combined with wet etch process have been developed. The ceric ammonium nitrate and nitric acid mixture is used for Ru metal removal with highly selective control on the high-k HfO 2 Moreover, the HfO 2 treated with appropriate bias power Ar/ O 2 plasma bombardment approach followed by selective DHF wet etching provides wide process window control to minimize Si substrate damage. Well-behaved CMOS transistors with gate length down to 75 nm indicate that these process modules can be readily utilized to fabricate the dual-metal-gate CMOS for below 65 nm node. 
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